Report Generated by Test Manager

Title: Cell_Balancing_Test_Report
Author: Tridib Banik
Date: 26-Jan-2026 21:54:10

Test Environment

Platform: PCWIN64
MATLAB: (R2023b)

Summary

Name	Outcome	Duration (Seconds)
Results: 2026-Jan-26 21:51:30	✔	16.877
CellBalancing_Test_Cases	✔	16.204
Cell_Balancing_Test_Suite	✔	16.205
Passive_Cell_Balancing	✔	16.207

Results: 2026-Jan-26 21:51:30

Result Type:	Result Set
Parent:	None
Start Time:	26-Jan-2026 21:51:36
End Time:	26-Jan-2026 21:51:53
Outcome:	Total: 1, Passed: 1

Back to Report Summary

CellBalancing_Test_Cases

Test Result Information

Result Type:	Test File Result
Parent:	Results: 2026-Jan-26 21:51:30
Start Time:	26-Jan-2026 21:51:36
End Time:	26-Jan-2026 21:51:52
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	CellBalancing_Test_Cases

Back to Report Summary

Cell_Balancing_Test_Suite

Test Result Information

Result Type:	Test Suite Result
Parent:	CellBalancing_Test_Cases
Start Time:	26-Jan-2026 21:51:36
End Time:	26-Jan-2026 21:51:52
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	Cell_Balancing_Test_Suite

Back to Report Summary

Passive_Cell_Balancing

Test Result Information

Result Type:	Test Case Result
Parent:	Cell_Balancing_Test_Suite
Start Time:	26-Jan-2026 21:51:36
End Time:	26-Jan-2026 21:51:52
Outcome:	Passed

Test Case Information

Name:	Passive_Cell_Balancing
Type:	Baseline Test

Verify Result

Name	Link to Plot
Test Assessment Block/.../step_1_1:verify(all(HVBatCellBalCmd == 0))	Link
Test Assessment Block/.../step_1_1:verify(all(HVBatCellBalCmd == 0))	Link
Test Assessment Block/.../step_2_1:verify(all(HVBatCellBalCmd(2:105) == 0))	Link
Test Assessment Block/.../step_2_1:verify(HVBatCellBalCmd(1) == 1)	Link
Test Assessment Block/.../step_3_1:verify(all(HVBatCellBalCmd(2:105) == 0))	Link
Test Assessment Block/.../step_3_1:verify(HVBatCellBalCmd(1) == 1)	Link
Test Assessment Block/.../step_4_1:verify(all(HVBatCellBalCmd == 0))	Link
Test Assessment Block/.../step_5_1:verify(all(HVBatCellBalCmd == 0))	Link
Test Assessment Block/.../step_6_1:verify(all(HVBatCellBalCmd(2:105) == 0))	Link
Test Assessment Block/.../step_6_1:verify(HVBatCellBalCmd(1) == 1)	Link
Test Assessment Block/.../step_7_1:verify(HVBatCellBalCmd(1) == 1)	Link
Test Assessment Block/.../step_7_1:verify(all(HVBatCellBalCmd(2:4) == 0))	Link
Test Assessment Block/.../step_7_1:verify(HVBatCellBalCmd(5) == 1)	Link
Test Assessment Block/.../step_7_1:verify(all(HVBatCellBalCmd(6:105) == 0))	Link
Test Assessment Block/.../step_8_1:verify(HVBatCellBalCmd(1) == 1)	Link
Test Assessment Block/.../step_8_1:verify(all(HVBatCellBalCmd(2:4) == 0))	Link
Test Assessment Block/.../step_8_1:verify(HVBatCellBalCmd(5) == 1)	Link
Test Assessment Block/.../step_8_1:verify(all(HVBatCellBalCmd(6:104) == 0))	Link
Test Assessment Block/.../step_8_1:verify(HVBatCellBalCmd(105) == 1)	Link
Test Assessment Block/.../step_9_1:verify(HVBatCellBalCmd(1) == 1)	Link

Test Assessment Block/.../step_9_1:verify(all(HVBatCellBalCmd(2:4) == 0))	Link
Test Assessment Block/.../step_9_1:verify(HVBatCellBalCmd(5) == 1)	Link
Test Assessment Block/.../step_9_1:verify(all(HVBatCellBalCmd(6:104) == 0))	Link
Test Assessment Block/.../step_9_1:verify(HVBatCellBalCmd(105) == 0)	Link
Test Assessment Block/.../step_10_1:verify(HVBatCellBalCmd(1) == 1)	Link
Test Assessment Block/.../step_10_1:verify(all(HVBatCellBalCmd(2:105) == 0))	Link
Test Assessment Block/.../step_11_1:verify(HVBatCellBalCmd(1) == 0)	Link
Test Assessment Block/.../step_11_1:verify(all(HVBatCellBalCmd(2:105) == 0))	Link
Test Assessment Block/.../step_12_1:verify(all(HVBatCellBalCmd(1:105) == 0))	Link
Test Assessment Block/.../step_13_1:verify(HVBatCellBalCmd(1) == 0)	Link
Test Assessment Block/.../step_13_1:verify(all(HVBatCellBalCmd(2:105) == 1))	Link
Test Assessment Block/.../step_14_1:verify(HVBatCellBalCmd(1) == 0)	Link
Test Assessment Block/.../step_14_1:verify(all(HVBatCellBalCmd(2:105) == 1))	Link
Test Assessment Block/.../step_15_1:verify(HVBatCellBalCmd(1) == 0)	Link
Test Assessment Block/.../step_15_1:verify(all(HVBatCellBalCmd(2:105) == 0))	Link

Name
Test Assessment Block/.../step_1_1:verify(all(HVBatCellBalCmd == 0))
Test Assessment Block/.../step_1_1:verify(all(HVBatCellBalCmd == 0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_2_1:verify(all(HVBatCellBalCmd(2:105) == 0))
Test Assessment Block/.../step_2_1:verify(HVBatCellBalCmd(1) == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(all(HVBatCellBalCmd(2:105) == 0))
Test Assessment Block/.../step_3_1:verify(HVBatCellBalCmd(1) == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(all(HVBatCellBalCmd == 0))
Test Assessment Block/.../step_5_1:verify(all(HVBatCellBalCmd == 0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(all(HVBatCellBalCmd(2:105) == 0))
Test Assessment Block/.../step_6_1:verify(HVBatCellBalCmd(1) == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(HVBatCellBalCmd(1) == 1)
Test Assessment Block/.../step_7_1:verify(all(HVBatCellBalCmd(2:4) == 0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(HVBatCellBalCmd(5) == 1)
Test Assessment Block/.../step_7_1:verify(all(HVBatCellBalCmd(6:105) == 0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatCellBalCmd(1) == 1)
Test Assessment Block/.../step_8_1:verify(all(HVBatCellBalCmd(2:4) == 0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatCellBalCmd(5) == 1)
Test Assessment Block/.../step_8_1:verify(all(HVBatCellBalCmd(6:104) == 0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatCellBalCmd(105) == 1)
Test Assessment Block/.../step_9_1:verify(HVBatCellBalCmd(1) == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(all(HVBatCellBalCmd(2:4) == 0))
Test Assessment Block/.../step_9_1:verify(HVBatCellBalCmd(5) == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(all(HVBatCellBalCmd(6:104) == 0))
Test Assessment Block/.../step_9_1:verify(HVBatCellBalCmd(105) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(HVBatCellBalCmd(1) == 1)
Test Assessment Block/.../step_10_1:verify(all(HVBatCellBalCmd(2:105) == 0))



[Back to Report SummaryBack to Signal Summary]

Name
Test Assessment Block/.../step_11_1:verify(HVBatCellBalCmd(1) == 0)
Test Assessment Block/.../step_11_1:verify(all(HVBatCellBalCmd(2:105) == 0))



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(all(HVBatCellBalCmd(1:105) == 0))
Test Assessment Block/.../step_13_1:verify(HVBatCellBalCmd(1) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_13_1:verify(all(HVBatCellBalCmd(2:105) == 1))
Test Assessment Block/.../step_14_1:verify(HVBatCellBalCmd(1) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(all(HVBatCellBalCmd(2:105) == 1))
Test Assessment Block/.../step_15_1:verify(HVBatCellBalCmd(1) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_15_1:verify(all(HVBatCellBalCmd(2:105) == 0))



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	PassiveCellBalancing
Harness:	PassiveCellBalancing_Harness
Harness Owner:	PassiveCellBalancing/Subsystem
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration1
Start Time:	0
Stop Time:	20
Checksum:	2304406181 1911748846 2098613871 3246191645
Simulink Version:	23.2
Model Version:	1.68
Model Author:	OWNER
Date:	Mon Jan 26 21:48:52 2026
User ID:	OWNER
Model Path:	C:\Users\OWNER\Downloads\BWC_Real_Repository\Test_CellBalancing\PassiveCellBalancing.slx
Machine Name:	LAPTOP-751I470L
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-01-26 21:51:41
Simulation Stop Time:	2026-01-26 21:51:46
Platform:	PCWIN64